This paper presents the application of model-based and data-driven approaches for prognostics and health management (PHM) of embedded planar capacitors under elevated temperature and voltage conditions. An embedded planar capacitor is a thin laminate that serves both as a power/ground plane and as a parallel plate capacitor in a multilayered printed wiring board (PWB). These capacitors are typically used for decoupling applications and are found to reduce the required number of surface mount capacitors.
The capacitor laminate used in this study consisted of an epoxy-barium titanate (BaTiO 3 ) composite dielectric sandwiched between Cu layers. Three electrical parameters, capacitance, dissipation factor, and insulation resistance, were monitored in-situ once every hour during testing under elevated temperature and voltage aging conditions. The failure modes observed were a sharp drop in insulation resistance and a gradual decrease in capacitance. An approach to model the time-to-failure associated with these failure modes as a function of the stress level is presented in this paper. Model-based PHM can be used to predict the time-to-failure associated with a single failure mode, consisting of a drop in either insulation resistance or capacitance. However, failure of an embedded capacitor could occur due to either of these two failure modes and was not captured using a single model. A combined model for both these failure modes can be developed but there was a large variance in the time-to-failure data of failures as a result of a sharp drop in insulation resistance. Therefore a data-driven approach, which utilizes the trend and correlation between the parameters to predict remaining life, was investigated to perform PHM.
The data-driven approach used in this paper is the Mahalanobis distance (MD) method that reduces a multivariate data set to a single parameter by considering correlations among the parameters. The Mahalanobis distance method was successful in predicting the failures as a result of a gradual decrease in capacitance. However, prediction of failures as a result of a drop in insulation resistance was generally challenging due to their sudden onset. An experimental approach to address such sudden failures is discussed to facilitate identifying any trends in the parameters prior to failure.
INTRODUCTION
In a multilayered printed wiring board (PWB), a pair of copper planes typically provides the power and ground connections to an integrated circuit (IC). Due to the brief pulses of current drawn by the IC, an undesirable voltage fluctuation appears between the power and the ground planes which is known as power-ground plane noise, delta-I noise, or simultaneous switching noise (SSN) [1] and is expressed as: dt dI L IR V + = ∆ (1) where I is the current, R is the resistance, L is the inductance, and t is the time. The inductive term of the equation becomes dominant at high frequencies and the voltage drop is mainly determined by the parasitic inductance. The traditional solution to eliminate this voltage fluctuation is to add discrete surface mount capacitors which act as charge reservoirs between the power and the ground plane. But these surface mount devices (SMDs) become ineffective at high frequency because of the increased effect of the inductance associated with these devices.
With an increase in the operating frequency and a decrease in the power supply voltage, embedded capacitors have gained importance. Embedded planar capacitors are thin laminates (≈ 10-50 µm dielectric thickness) embedded in a multilayered PWB that function both as power and ground planes and as a parallel plate capacitor as shown in Fig. 1 . These capacitors have been found to reduce the number of surface mount capacitors [2] in decoupling applications that can allow board miniaturization. The reason for a decrease in the number of surface mount capacitors is a low value of parasitic inductance of embedded capacitors due to elimination of leads and traces. With a decrease in the number of surface mount capacitors the number of solder joints will decrease, which is expected to increase the reliability of the PWB provided that the reliability of the embedded capacitors is comparable to or better than that of the traditional PWB. Further, the use of embedded capacitors leads to better electrical performance of the PWB, for example by reducing electromagnetic interference (EMI) [3] .
Fig. 1. Embedded planar capacitor embedded inside a PWB
Embedded planar capacitors have many advantages, but the reliability of these devices will determine the breadth and success of their practical application. Failure of an embedded planar capacitor can lead to board failure since these capacitors are not reworkable. A drift in the electrical parameters of embedded planar capacitors, such as capacitance (C), dissipation factor (DF), or insulation resistance (IR), can compromise the performance of these capacitors. Advanced warning of an impending failure or a real-time estimate of the remaining useful life (RUL) will be useful to minimize unscheduled maintenance in systems where PWBs with embedded capacitors are used.
This paper provides an approach to perform prognostics of embedded planar capacitors during temperature and voltage aging. Prognostics [4] is the process of predicting the future state of a system based on current and historic conditions. Prognostics and health management (PHM) permits the reliability of a system to be evaluated in its actual life-cycle conditions, to detect impending failures, and mitigate the system risks. Two different approaches for PHM, model-based and data-driven are discussed in this paper. In the model-based approach, a physics-of-failure (PoF) model or an empirical model corresponding to a particular failure mechanism is used to find the time-to-failure (TTF) as a function of the stress level. In the data-driven approach, a statistical algorithm is used to identify trends, shifts in parameters, or correlations between the measured parameters. A commercially available embedded planar capacitor with epoxy-BaTiO 3 composite dielectric was investigated in this study. Polymer-ceramic composite dielectrics are widely commercialized since they combine the low temperature processability of polymers along with the high dielectric constant of ceramics [5] .
FAILURE MODES AND MECHANISMS DURING TEMPERATURE AND VOLTAGE AGING
The electrical parameters of an embedded capacitor, such as capacitance, dissipation factor, and insulation resistance, can change due to temperature and voltage aging. Possible failure modes and mechanisms due to temperature and voltage aging are discussed in this section.
Effect of temperature on the electrical properties
A possible failure mode due to aging at an elevated temperature is a decrease in the capacitance. The capacitance can decrease due to an increase in the spacing between the plates due to thermal deformation and delamination in the capacitor laminate. These phenomena are driven by the thermomechanical stresses developed at the dielectric-Cu interface due to the difference in the coefficient of thermal expansion (CTE) of the dielectric and the Cu plane. Possible sources of thermal stresses can be variations in the ambient temperature, solder reflow, or heat dissipation from active components. The thermal stress due to CTE mismatch can be expressed by the following equation [6] :
where c is a geometry-dependent constant, α is the coefficient of thermal expansion (CTE), E is the modulus of elasticity, and the subscripts d and p denote the dielectric and the Cu plane, respectively.
The capacitance can also decrease due to a decrease in the dielectric constant of the material. A well known mechanism of decrease in dielectric constant in pure BaTiO 3 is aging [7] . Aging can be described by the equation [8] :
where C is the capacitance after time t, C o is the initial capacitance, k is the dielectric aging rate, and t is the time. Aging is a gradual process in dielectrics made of barium titanate and begins after the capacitor's last excursion beyond the Curie temperature (~130 o C in BaTiO 3 ). Capacitors can be restored to their original capacitance by heating them above their Curie point for a period of time. The aging process is thermally activated and the aging rate increases with an increase in temperature [9] . Another possible mechanism of decrease in the dielectric constant is residual stress relaxation in the polymer matrix [10] if the dielectric is exposed to temperatures above the glass transition temperature (T g ). The residual stresses in the polymer matrix generated during the curing process can be relaxed at temperatures above T g , leading to an increase in the free volume. An increase in the free volume will lead to a decrease in the dielectric constant since the dielectric constant of free space (or air) is equal to 1.0.
The reliability of embedded capacitors has been reported under thermal aging at 150 o C for 168 hrs and during solder reflow (10 times at a temperature up to 260 o C) [10] . No electrical failures or delamination were observed in these tests. In another study [11] embedded capacitors were subjected to solder reflow (3 times at a temperature up to 245 o C), and a maximum decrease in capacitance of 5% was observed. However these experiments were short term stress tests in which electrical parameters were not monitored in-situ, even during thermal aging. Frequent, and preferably in situ, monitoring of electrical parameters while testing to failure is more suited for PHM applications.
Effect of combined temperature and voltage on the electrical properties
Previous research on reliability of embedded capacitors with epoxy-BaTiO 3 dielectric has not investigated the effect of combined temperature and voltage aging. Thermal aging can lead to failures as a result of a decrease in the capacitance. However combined temperature and voltage aging can also lead to an additional failure mode that is a decrease in the insulation resistance.
The drop in insulation resistance during combined temperature and voltage aging is generally a concern in multilayer ceramic capacitors (MLCC) [12] with pure BaTiO 3 dielectric. Typically there are two modes for a decrease in the insulation resistance [13] . In the first mode, known as thermal runaway (TRA), a gradual drop in the insulation resistance increases the self-heating due to an increase in the leakage current, leading to failure. In the second mode there is an abrupt drop in insulation resistance, which is known as avalanche breakdown (ABD). The cause of TRA in BaTiO 3 dielectric has been attributed to migration of oxygen vacancies which are produced when BaTiO 3 is fired in a reducing atmosphere, such as during the manufacturing of MLCCs with base metal electrodes [14] . This failure mechanism is not probable in an epoxy-BaTiO 3 composite dielectric which does not involve firing the BaTiO 3 in a reducing atmosphere. The cause of ABD is attributed to defects in the dielectric such as porosity, delaminations, thin spots, cracks, local contamination and voids. A higher voltage normally favors the occurrence of an ABD-type of failure mode.
TEST VEHICLE AND EXPERIMENTAL SETUP
The test vehicle was a 4-layer board in which layers 1 and 4 were the signal layers, and a commercially available planar capacitor laminate formed layer 2 (power plane) and layer 3 (ground plane). The test vehicle consisted of two types of capacitors, A and B, as shown in Fig. 2 . There were 80 small square capacitors in group A, each with an area of 0.026 in 2 , and 6 large square capacitors in group B, each with an area of 0.19 in 2 . The capacitance of group A capacitors was close to 400 pF and the capacitance of group B capacitors was close to 5 nF.
Each capacitor had its power plane connected to a PTH as shown in Fig. 3 . The power plane was etched at various locations to form discrete capacitors and the ground plane was common for all capacitors and continuous as far as possible (except for the antipads). The dielectric was a composite of BaTiO 3 of mean particle diameter equal to 0.25 µm, loaded 45% by volume in bisphenol-epoxy matrix. The dielectric thickness was 8 µm and the dielectric constant of the composite was 16 at 1 KHz. An experimental setup was designed for biasing the capacitors at an elevated temperature and measuring their electrical parameters. In this work, three parameters, capacitance, dissipation factor, and insulation resistance, were measured in-situ. The capacitance and dissipation factor were measured using an Agilent 4263B LCR meter at 100 KHz. Insulation resistance was measured using an Agilent 4339B high resistance meter (HRM) by applying a bias of 10 V and a charge time of 10 secs. The switching of individual capacitor channels for measurements was performed by an Agilent 34980A switch/measure unit.
The failure criteria selected were a 20% decrease in capacitance, an increase in dissipation factor by a factor of 2, or a drop in the insulation resistance below 10 MOhms. The capacitor was considered to be failed if failure occurred by any of these failure criteria. A series resistor of 1.1 MOhms was connected in series with each capacitor channel to limit the current in the circuit in case of a dielectric failure. The series resistor also ensured that the resistance of the circuit was always greater than 1 MOhms, which was the lower measuring limit of the HRM. The parameters of 33 out of 80 capacitors of group A (small capacitors) and 4 out of 6 capacitors of group B (large capacitors) were measured in-situ once every hour. o C in a thermal chamber. Initial measurements performed at this temperature were used as the baseline value to detect any shift in the parameters. Subsequently, a voltage of 285 V was applied across all 40 capacitors, and measurements of capacitance, insulation resistance, and dissipation factor were performed in-situ. The bias of 285 V was turned off every one hour when measurements of electrical parameters were performed. During the temperature and voltage aging test, two failure modes, a sharp drop in insulation resistance, and a gradual decrease in capacitance, were observed. The values of dissipation factor were observed to be correlated with the values of insulation resistance, and exhibited an increase at the time of failure as a result of a sharp drop in insulation resistance.
TEMPERATURE AND VOLTAGE AGING

Sharp drop in IR
A typical plot of insulation resistance during aging is shown in Fig. 4 . The failures were sudden implying avalanche breakdown (ABD), and no trend was observed in the values of insulation resistance before failure. 31 out of 33 small capacitors (group A) and all 4 large capacitors (group B) failed during the test. All large capacitors were found to fail as a result of a sharp drop in the insulation resistance within 10 hrs (well below the TTF of small capacitors). The electric field experienced by the dielectric of both groups (small and large) was the same, so a smaller TTF of large capacitors can be explained by an increase in the number of defects with area. The reason for avalanche breakdown (which was found to be the failure mode in the current case) has been attributed to defects in the dielectric. With an increase in the area of the capacitor, the number of defects in the dielectric per capacitor should increase which would lead to a shorter TTF for large capacitors. Statistical analysis of the TTF data was performed for the small capacitors. A Weibull 3 parameter distribution was used, as shown in Fig. 5 . The values of parameters of the Weibull 3 parameter distribution were obtained (β=0.87 and η=234, γ=0), indicating that there was no appreciable failurefree operating period. Statistical analysis was not performed on large capacitors due to a small sample size. Behavior of DF at the time of failures due to a sharp drop in IR
The value of dissipation factor was found to increase at the time of failures which were due to a sharp drop in insulation resistance. In some capacitors, the value of DF at the time of these failures was well below the failure criterion of DF (Fig. 6 ) while in other capacitors the value of DF went above the failure criterion (Fig. 7) . Because of this the number of capacitors that failed as a result of an increase in DF was less than the number of capacitors that failed as a result of a sharp drop in IR. 
Gradual decrease in capacitance
Another failure mode that was observed was a gradual decrease in the capacitance. 8 out of 33 small capacitors (group A) failed by this mode. A typical plot of capacitance during aging for small capacitors is shown in Fig. 8 . It was observed that the rate of degradation of capacitance increased rapidly after a particular time, which is referred to as t o hereafter. Before t o the degradation was found to be linear, whereas it changed to logarithmic after t o . The time at which the degradation rate changed (t o ) was found to be 170.9 ± 5.5 hrs. It implies that there is a change in the capacitance degradation mechanism at this time. The mechanism of degradation before and after t o is currently under investigation.
The degradation in the capacitance for large capacitors (group B) was different as compared to small capacitors (group A), and no linear degradation region was found, as shown in Fig. 9 . Furthermore, no failures as a result of gradual decrease in capacitance were observed in large capacitors. This can be explained as follows: the TTF as a result of a decrease (20%) in capacitance (that always occurs in the logarithmic degradation region) can be expressed as: The value of logarithmic degradation rate was found to be comparable for small and large capacitors (k o1~ko2 , which is shown in the next section). But the initial value of capacitance of large capacitors (C o2 ) was around one order of magnitude higher than the initial value of capacitance of small capacitors (C o1 ) and hence no failures were observed in large capacitors during the duration of the test (500 hrs). 
MODEL-BASED APPROACH FOR PROGNOSTICS
The observed failure modes, a sharp drop in insulation resistance and a gradual decrease in capacitance, can be modeled to perform PHM of embedded capacitors during temperature and voltage aging. In this section, the observed failures as a result of these two failure modes are modeled independently.
Sharp drop in insulation resistance
An empirical model of mean-time-to-failure (MTTF) as a result of a drop in insulation resistance during temperature and voltage aging was proposed by Prokopowicz and Vaskas [15] , which is expressed as:
where t is the MTTF, V is the voltage, n is the voltage exponent, E a is the activation energy, k is the Boltzmann constant, T is the temperature, and the subscripts 1 and 2 refer to the two aging conditions. This model is used in high temperature operating life (HTOL) tests of multilayer ceramic capacitors (MLCCs) to precipitate defects in the dielectric. The applicability of this model for a composite dielectric of epoxy and BaTiO 3 has not been investigated. Temperature and voltage aging tests can be conducted at multiple stress levels and the values of these constants can be computed for an epoxyBaTiO 3 composite dielectric. This model can be used to calculate the MTTF at an arbitrary stress level and hence perform PHM. But a shortcoming of this approach is that the variance in the values of TTF, as shown in Fig. 5 , is very large and will lead to a large uncertainty in prediction.
Gradual decrease in capacitance
A model for the decrease in capacitance with aging duration can be developed by performing regression of the capacitance data at 125 o C and 285 V to obtain the values of constants (as shown in Table 1 and Table 2 ) that define the capacitance degradation curve for small and large capacitors. This model can be used to obtain the value of TTF, given a failure criterion (for example 20% decrease in capacitance), and hence to perform PHM. The values of the constants for small and large capacitors are given in and Table 2 The unreliability versus TTF plot for the various failure modes are plotted in Fig. 10 using Weibull 3 parameter distributions. The parameters of the distributions are given in Table 3 . It is to be noted that the plot of embedded capacitor failure will be different from either of these plots since the first failure by either of these failure modes will lead to failure of the embedded capacitor. This fact can be problematic in conducting a model-based PHM which models the TTF corresponding to a particular failure mode or mechanism. A combined model for both these failure modes can be developed but there was a large variance in the time-to-failure data of failures as a result of sharp drop in insulation resistance. A data-driven technique is therefore necessary that utilizes the trend and correlation between the parameters to predict the failure. 
DATA-DRIVEN APPROACH FOR PROGNOSTICS
The data-driven technique used in this work is known as the Mahalanobis distance (MD) method. The use of MD for performing PHM of electronic products has previously been demonstrated [22] [23] . MD reduces a data set consisting of multiple parameters to a single parameter by considering correlations among parameters. MD is not sensitive to the differing scales of the parameters monitored, as MD values are calculated after normalizing the data.
The Mahalanobis distance is calculated between the incoming data and a healthy baseline, enabling the detection of anomalies. It is calculated by the following formula:
where Z i is the i th vector of z ik , z ik is the standardized value of x ik , p is the number of parameters, T is the transpose of the vector, C is the correlation matrix of standardized values, x ik is the value of the k th parameter for the i th sample, m k is the mean of the k th parameter, and s k is the standard deviation of the k th parameter.
Application of MD method to detect imminent failures during temperature and voltage aging
For training, the initial 25 hrs (i.e., 25 data points) were used and the Mahalanobis distance was calculated between the training data set and the complete data set (i.e., 500 data points) for each capacitor. Any capacitors that failed within 25 hours were not analyzed due to insufficient training data. All large (group B) capacitors were also eliminated from this analysis since they failed within 10 hrs. A threshold value of MD must be selected, and if the MD value goes beyond that threshold, an imminent failure is detected. The threshold value of the MD can be selected on the basis of various factors, such as the historical data. In this study, the threshold value of MD was selected as µ±3σ, where µ is the mean and σ is the standard deviation of MD of the training data set. In Fig. 11 the methodology is illustrated in which an imminent failure is detected at t d which is before the actual TTF of the component. Tighter threshold bounds will lead to a more early detection of imminent failures and wider threshold bounds will lead to a more late detection of imminent failures. ( )
The values of MD before and after the Box-Cox transformation for one capacitor are shown in Fig. 12 and Table 4 (where S means survived). Out of the 14 failures that were detected in advance, 6 were capacitance failures and 8 were IR failures. It was observed that MD always provided an advance warning before capacitance failures (capacitor no. 4, 9, 10, 14, 16, and 17). Fig. 15 . The methodology detected degradation at 195 hrs and the capacitor failed at 410 hrs as a result of a sharp drop in IR. On the other hand in some capacitors, this methodology was unable to provide a detection of impending failures. An example of one such capacitor (no. 19) is shown in Fig. 16 in which the detection time by MD and the actual TTF (IR failure) coincided at 125 hrs. On observing the data more closely, a correlation ( Fig. 17 ) was obtained between the TTF as a result of a sharp drop in IR and whether MD was able to anticipate failures due to IR in advance. It was observed that MD generally provided an advanced warning of IR failures that failed during the latter half of the test. The IR failures observed in this study exhibited a sudden drop, which is referred to as avalanche breakdown (ABD). It has been found for pure BaTiO 3 dielectrics that a high voltage favors ABD [13] . Since the tests conducted in this work were under accelerated conditions, it is expected that under less severe stress levels the TTF as a result of a sharp drop in IR will be much larger than that observed in these tests. Based on the observations of the success of the MD analysis for capacitors with longer TTF, under less severe operating conditions this methodology is expected to be more successful and provide an early warning of impending failures.
Another approach to detect sudden IR failures is to identify the failure precursors before ABD (the failure mode that is prevalent). Since electrical parameters were monitored every one hour, it is possible that these failures may not be sudden but instead may take place over a period of several minutes. Future temperature and voltage aging experiments will be conducted with a high sampling frequency, and the parameters will be monitored every 1 second. The high sampling frequency is expected to provide a trend (if any exists) before failures as a result of a drop in IR. Currently a spike is observed in the transformed MD plot at the time of failure as a result of a sharp drop in IR. If a trend in the value of IR is obtained, then the spike will be eliminated and regression analysis on the transformed MD plot can provide an estimate of the remaining useful life (RUL) of these capacitors. 
CONCLUSIONS
An approach for performing prognostics of embedded planar capacitors during temperature and voltage aging is discussed in this paper. The electrical parameters of the capacitor were measured in-situ every one hour. The failure modes observed were a sharp drop in insulation resistance and a gradual decrease in capacitance. Model-based PHM approaches based on physics-of-failure and empirical models were not found to be suitable since these techniques modeled the time-tofailure associated with a particular failure mode or mechanism. However, the failure of the embedded capacitor was from either of the two failure modes and was not captured using a single model. A data-driven approach known as the Mahalanobis distance (MD) method was applied to the in situ data. It was observed that the MD method successfully detected all failures as a result of a decrease in capacitance. Predicting the failures as a result of a sharp drop in IR was quite challenging for MD because of the sudden behavior of the data. The effect of sampling frequency of data collection is expected to play a key role in performing prognostics of sudden IR failures. Future experiments will be conducted at a high sampling frequency to identify any trend in the values of IR just before failure.
